Abstract-In many power converter applications, particularly those with high variable loads, such as traction and wind power, condition monitoring of the power semiconductor devices in the converter is considered desirable. Monitoring the device junction temperature in such converters is an essential part of this process. In this paper, a method for measuring the insulated gate bipolar transistor (IGBT) junction temperature using the collector voltage dV /dt at turn-OFF is outlined. A theoretical closed-form expression for the dV /dt at turn-OFF is derived, closely agreeing with experimental measurements. The role of dV /dt in dynamic avalanche in high-voltage IGBTs is also discussed. Finally, the implications of the temperature dependence of the dV /dt are discussed, including implementation of such a temperature measurement technique.
I. INTRODUCTION
C ONTROLLING the reliability of power semiconductor devices is becoming increasingly important. Electrical power conversion using power electronic systems is critical in both the generation and efficient use of sustainable energy. As the use of sustainable energy increases, the need for reliable conversion systems becomes more important. Power electronic converters for both traction (automotive and rail) and wind power generation, to name two examples, are subject to large junction temperature swings during normal operation that are not typical of other power converter applications. For wind power in particular, the widely varying and intermittent nature of the wind speed and the low converter modulation frequencies (as low as a few hertz for large pole-number, direct drive machines) has a severe effect on device reliability due to the resulting deep thermal cycling [1] . As increasing use of offshore wind farms is made, converter reliability is particularly important, since the access for maintenance or repair is severely limited due to adverse weather conditions [2] , [3] .
While reliability modeling tools are now coming into use in the converter design stage, e.g., [4] - [6] , there still exists a need for condition monitoring of devices during the lifetime of the converter [7] , [8] . This is particularly the case in the example of offshore wind turbines because of their limited access. Such methods of condition monitoring depend on measuring the device temperature or other precursors over the lifetime of the converter [9] . This may be used in thermal cycle counting [4] , [10] , [11] to estimate the consumed lifetime of the converter, and hence, allow predictive maintenance to take place. Additionally, shutdown of the converter may take place if the device temperature suddenly increases as a precursor to packaging and device failure [12] .
However, sensing the junction temperature during converter operation is notoriously difficult. The three main methods that have been reported for sensing the insulated gate bipolar transistor (IGBT) junction temperature are as follows:
1) Change in ON-state collector voltage (V C E (sat) ) with temperature at a given load current [13] . 2) Change in gate parameters (transconductance and threshold voltage) with temperature [14] - [17] . 3) Estimation of device losses, and hence, junction temperature from converter operating conditions, and the packaging and heat sink thermal impedance [10] , [18] - [20] . The first suffers from the difficulty in obtaining an accurate measurement of a few millivolts change in V C E in the ON-state against a background of V C E switching to several hundred or thousand volts in the OFF-state. The second relies on measuring the rate of change of both the collector current and gate voltage during turn-ON, or measuring the exact instance of collector current increase when the gate voltage crosses the threshold voltage, neither of which is straightforward. The last, while not requiring any difficult sensing methods, relies on knowing the packaging thermal impedance; however, toward the end of life, the thermal resistance increases due to solder degradation, leading to an underestimate of the temperature.
An alternative parameter, which changes with temperature is the rate of change of collector voltage dV C E /dt, during IGBT turn-OFF. This is usually at its most positive during the main rise in collector voltage; therefore, it may be sensed directly from the IGBT voltage, or indirectly from the time delay in turn-OFF and the resulting distortion in the converter pulsewidth modulation waveform [21] . The latter may utilize harmonic identification methods to detect the small change in IGBT turn-OFF time resulting from dV /dt changes with junction temperature. The dV /dt depends on the junction temperature, load current, collector voltage, and IGBT gate circuit, with much of this dependence due to the charge stored within the IGBT. While previous work has examined the physics behind the collector voltage rise at turn-OFF [22] - [25] , it does not form a closed-form expression for the dV /dt, and thus, the dependencies in the IGBT cannot be fully analyzed. Furthermore, as high-voltage IGBTs with ratings above 4.5 kV are increasingly in use, there is an opportunity for an improved understanding to be gained of the role of dV /dt in the onset of dynamic avalanche in high-voltage IGBTs.
This paper examines the theory behind the IGBT collector voltage dV /dt during turn-OFF, and develops an analytical model for it in terms of physical device parameters and operating conditions. This is compared with experimental measurements, followed by the application to temperature sensing for condition monitoring.
II. IGBT TURN-OFF OPERATION

A. Overview of the Turn-OFF Process
The structure of an IGBT is dominated by a wide lightly doped n-drift (base) region, sandwiched between a p + emitter (the anode) and a p-well/MOS gate region. The gate structure may contain a lateral channel, giving a planar IGBT, or a vertical channel situated alongside a trench gate. At the anode, there may be an n-type buffer layer, giving a punch-through (PT) or fieldstop (FS) device, as opposed to a non-PT (NPT) device. Fig. 1 shows a classic planar IGBT structure.
Regardless of the structure of a particular device, the behavior of the carriers in the drift region is governed by the ambipolar diffusion equation (ADE)
The concentration of excess carriers p(x, t) is determined by the boundary conditions at each end of the drift region. In most IGBTs, the long high-level lifetime τ (typically, a few microseconds to tens of microseconds) gives rise to a long diffusion length L a = √ Dτ , where D is the ambipolar diffusivity. L a is typically similar in length to, or longer than, the drift region width W B , giving rise to an almost linear excess carrier density distribution p(x). Fig. 2 shows a plot of the hole concentration across the drift region (under the gate) for a NPT planar IGBT, generated using Silvaco ATLAS [26] simulations.
During turn-OFF the stored charge must be evacuated; this sets rate of rise in collector voltage dV C E /dt, as the charge is extracted and the depletion layer expands. Fig. 3 shows a typical NPT IGBT inductive turn-OFF waveform, with the five phases of turn-OFF described as follows.
1) The gate voltage V GE falls to a level set by the MOS channel current (approximately proportional to the collector current I C ). The MOS channel is in linear operation during this phase. 2) The MOS channel is now in saturated operation. The
Miller capacitance C GC charges through the gate and the collector voltage V C E starts to rise. 3) Once the accumulation layer under the gate has disappeared, the Miller capacitance decreases suddenly (when C acc becomes zero in Appendix I of [27] ) and V C E increases sharply. dV C E /dt is now limited by the rate at which the depletion layer can expand. 4) Once V C E has reached approximately the supply voltage V dc , the freewheel diode can turn ON. This allows I C to fall to a level I C T set by the remaining stored charge, and the collector V C E exhibits the classic overshoot from discharging the stray inductance. 5) The current tail now begins, and I C is now set only by the remaining stored charge and recombination rate. The tail current is strongly dependent on the high-level carrier lifetime τ in the drift region and the charge remaining in the n-base.
B. dV/dt Dependency and the Need for an Improved Model
The collector voltage rises during phase 3 because of a small reduction in the IGBT gate voltage V GE , as expected because the gate drive voltage V GG is now zero or negative. This causes a slight reduction in the MOS channel current I ch , while in the ON-state, this provides the electron current into the n-base to maintain the required level of stored charge. Reducing this slightly causes stored charge to be extracted, allowing the depletion layer to expand and the collector voltage to rise. Once the collector current falls in phase 4, the MOS channel current falls too and the MOS channel can turn OFF.
This process is analyzed in [22] - [24] . All give similar expressions for the dV /dt, dependent on the "instantaneous current" i, which forces the depletion layer expansion and rise in collector voltage; see Appendix I for further details. The expression in [24] is as follows:
where p 0 is the excess carrier density in the ON-state at the anode p-n junction, ε is the silicon permittivity, A is the active chip area, N B is the drift region doping, and W B is the drift region width as in Fig. 1 . This may be considered to be a capacitive expression, linking the dV /dt to the current i via a charge extraction capacitance
Using typical values for a 1700 V planar NPT IGBT, with p 0 = 8 × 10 15 cm −3 , W B = 266 μm, A = 1 cm 2 , and N B = 10 14 cm −3 , the charge extraction capacitance C O in (4) is approximately 3.2 nF. This remains approximately constant with collector voltage. In comparison, the depletion layer capacitance C dep , defined in Appendix I, decreases from 410 pF at V = 50 V to 167 pF at V = 300 V; clearly this is small in comparison.
While the expression in (2) gives an estimation for the instantaneous current to force the charge extraction, it does not relate directly to the load current I C . This may be many times larger than the instantaneous current i. Hence, this does not result in a closed-form expression for dV /dt, giving an incomplete explanation for the mechanisms behind the collector voltage rise. This is particularly important because a full understanding is needed for explanation of the temperature dependency of dV C E /dt at turn-OFF.
The factor omitted in previous work is the role of the MOS channel. This provides negative feedback from the collector voltage to the gate voltage, stabilizing the dV /dt during phase 3. If the gate voltage falls too much, the MOS channel current falls, causing a reduced electron current into the remaining stored charge, and hence, an increase in dV C E /dt. This causes, through the Miller capacitance C GC , extra current to flow into the gate, opposing the reduction in gate voltage. Therefore, in addition to the role of the stored charge in limiting the dV /dt, there is a strong coupling with the MOS channel and gate circuit. The latter is obvious from the conventional role played by the gate resistance R G in controlling the switching speed.
III. ANALYTICAL MODEL
A model is now required to relate the dV /dt, gate drive characteristics, collector current, and temperature-dependent device parameters. The derivation proceeds as follows. First, the level of stored charge affects the rate of its extraction at turn-OFF. Second, the stored charge depends on the collector current and p + emitter (anode) recombination. Third, the rate of extraction also depends on the action of the MOS channel and the Miller capacitance C GC . Finally, these are combined to give the closed-form expression with temperature dependence.
A. Stored Charge and Carrier Injection
In modeling the charge extraction capacitance, there are two assumptions that are made. First, the high-level lifetime τ HL in the drift (base) region is sufficiently high, so that the excess carrier density curve p(x) is approximately linear. Second, the high lifetime ensures that the carrier density profile of the remaining stored charge not yet swept out by the expanding depletion layer that remains constant during turn-OFF. The carrier density within the conductivity-modulated drift region [carrier storage region (CSR)] in the ON-state, shown in Fig. 4 , can then be approximated by
where p 0 is the excess carrier density in the ON-state at the anode p-n junction and W B is the drift region width. α sets the carrier density at the MOS end of the base region, which depends on the technology (planar or trench) and relative widths of the p-well and intercell (MOS gate) regions. This is illustrated in Fig. 4 for "ideal" planar and trench carrier density distributions. p 0 can be found by solving for the carrier density gradient ∂p/∂x at the anode junction, as described in Appendix II, as follows:
where h p is the p-emitter recombination parameter, as defined in Appendix II, and b = μ n /μ p is the ratio of the mobilities. The critical role of h p , therefore, is to set the level of excess charge injected into the n-base. As the p + emitter doping level is increased, h p decreases, as shown in Appendix II, and therefore, p 0 increases as expected. This, therefore, affects the charge extraction capacitance (4), and hence, the dV /dt at turn-OFF.
B. Charge Extraction Capacitance
As the depletion layer expands and the CSR shrinks, the boundary between the two at x = W moves towards x = 0 (see Fig. 5 ). The rate of change of total charge Q in the CSR can be expressed as follows by the charge control equation, shown for electrons here (a corresponding version exists for holes):
where I n 2 is the electron current at the cathode end of the CSR, equal to the MOS channel current I ch , and I n 1 is that at the anode end, equal to the emitter recombination current.
In the ON-state, assuming that τ HL is large, the approximation I n 2 ≈ I n 1 ≈ bI C /(b + 1) can be made. When the depletion layer is expanding during phase 3, the charge is extracted because I n 2 < I n 1 , i.e., I ch < bI C /(b + 1). This difference, defined here as ΔI ch , is approximately equal to −dQ/dt. (ΔI ch should strictly include the displacement current from the depletion capacitance C dep ; however, since p 0 N B and as discussed earlier and in Appendix I, this may be neglected.) Hence,
V C E is related to the depletion layer width
N T is the effective carrier density in the depletion region, consisting of the drift region doping level N B and the extra carriers arising from the electron and hole currents flowing through the depletion layer. Appendix III discusses this in more detail.
The charge remaining in the CSR is found by integrating the carrier density from x = 0 to W (see Fig. 5 )
Differentiating and substituting (10) and (11) into (9) gives an expression for the rate of change of charge
Hence, with C dep defined as εA/W d and C min defined as εA/W B , the charge extraction capacitance C O is defined by and related to ΔI ch by
The significant role played by the stored charge in increasing C O is clear here. As the stored charge increases with p 0 , the change in MOS channel current ΔI ch required to achieve a particular dV /dt, must increase. It is also clear from (14) that the value of C O changes with voltage, depending on the value of α. In ideal planar IGBTs, with α = 0, C O is constant with V C E , since there is no contribution of C dep ; in ideal trench IGBTs (α = 1), C O is a direct multiple of the depletion layer capacitance and varies significantly with V C E . In practice, α is always greater than zero, even in planar IGBTs.
C. Negative Feedback via the MOS Channel
The change in channel current ΔI ch is caused by a small reduction in gate voltage from the MOS saturation (plateau) value in phase 2. Defining the latter as V GE (ON) -which is clearly dependent on the load (collector) current (15)-and assuming the reduction in gate voltage ΔV GE is small, this gives the relationship between ΔI ch and ΔV GE as follows:
As the collector voltage rises, the current flowing out of the gate I G mostly consists of the gate-collector capacitance current (assuming that the dV GE /dt is small)
Hence, with
where V GG(OFF) is the gate drive voltage (zero or negative).
Substituting (17) and rearranging gives the closed-form expression for the dV /dt
This expression for dV /dt is expected, since if there is very little or no stored charge (C O −→ 0), then it is set solely by the gate resistance and gate-collector capacitance. It is also equivalent to the expression given in [28] , but with the inclusion of the stored charge via C O . However, as the level of stored charge increases with C O , the dV /dt reduces and is ultimately limited by the level of stored charge. Reducing the gate resistance R G below a certain level to increase the dV /dt, and hence, the switching speed does not produce any further effect, since the dV /dt is limited by the stored charge in the IGBT.
D. Temperature and Operating Condition Dependency
A summary of the dependencies of all parameters within the expression for dV /dt is given in Fig. 6 . Both the junction temperature T j and the collector (load) current I C have significant influences, and the instantaneous collector voltage V C E affects the dV /dt too. The junction temperature affects the dV /dt through the MOS channel parameters V TH and K p , and the emitter recombination parameter h p (via the stored charge).
The temperature dependencies of μ n , μ p , V TH , and K p are relatively well determined [29] . That of h p is less well determined; a discussion of this is given in Appendix II-B.
The device parameters were estimated from datasheet values using the procedures in [30] . The transfer characteristics were obtained using a Tektronix 371B curve tracer with the device placed in an environmental chamber to control the temperature. Fig. 7 shows the transfer characteristics, both experimental and fitted, with the temperature dependencies given in (21) and (22). Table I shows the necessary device parameters for this paper.
The temperature dependency exponent k for the emitter recombination parameter h p , as in (50) , was set to 0.5. Temperature dependencies for μ n and μ p were taken from [29] ; that for v sat was based on data in [31] and used a linear change of -10 4 cm·s −1 ·K −1 . It is assumed that V GG(OFF) is zero during phase 3.
IV. EXPERIMENTAL OBSERVATIONS
A. Switching Test Results
The dependence derived in (20) may be validated by performing inductive switching tests on IGBTs. In this paper, a planar NPT IGBT rated at 1200 V and 50 A was tested under inductive switching conditions. The switching waveforms at turn-OFF were recorded at different device temperatures, load currents, and supply voltages to study the effects of these conditions on dV C E /dt, and to compare quantitatively with predictions from (20) . Turn-OFF waveforms at supply voltages of 160 and 300 V and a load current of 50 A are shown in Figs. 8 and 9 , respectively. Note that the dV /dt decreases as the temperature increases.
The dV /dt is not constant during switching because, as explained in Section III-D, the capacitances C O and C GD vary with V C E . The maximum dV /dt occurs when V C E = V dc , as evident in Figs. 8 and 9 . Furthermore, the relatively high stray inductance used in the experimental setup, giving large voltage overshoots, arises from the extra length of the commutation loop from the use of the environmental chamber. However, the stray inductance does not determine the maximum dV C E /dt because it only affects phase 4 of the turn-OFF process after V C E has exceeded V dc , i.e., when the freewheel diode turns ON and dI C /dt 0. common to all curves. The vertical offset is dependent on the current and supply voltage.
B. Discussion
The resulting dependencies of dV /dt against temperature, load current, and supply voltage are shown with the experimental measurements in Figs. 12 and 13. There is gentle curvature to the dependencies evident in the calculated curves that is not shown in the measured values.
The values for the calculated charge extraction capacitance C O are shown in Fig. 14. This varies from approximately 16 nF at 300 V, 10 A, and -40
• C to 36.5 nF at 160 V, 50 A, and 125
• C. As expected, this increases with current and temperature, but decreases with voltage, since the depletion layer width W d2 increases with voltage. The ratio C O /(g m τ G ) is plotted in Fig. 15 . Values for this ratio range from 1.24 at 160 V, 50 A and -40
• C to 3.07 at 300 V, 10 A and 125
• C. This shows that the charge extraction capacitance C O is comparable to the g m τ G product in determining the dV /dt in phase 3 of turn-OFF, although it becomes less significant at higher currents as g m increases more than C O . This suggests that the charge extraction capacitance is limiting the dV /dt to a similar extent as, or more than, just the gate feedback alone.
The comparison of predicted and measured dV /dt in Figs. 12 and 13 shows that the prediction in (20) generally fits the measured dV /dt well. There is some discrepancy at low currents. The reason for this is unclear, although the trend of results is in agreement. This is not an issue, however, if the dV /dt curves against temperature and current are obtained experimentally and used as a lookup table for estimating the device temperature from the dV /dt. Indeed, the practically linear variation of dV /dt with temperature may make the lookup table implementation simpler. Furthermore, because the supply voltage V dc will typically be fixed in a voltage-source converter, the maximum dV /dt will usually be at the same voltage. Since the gate resistance R G and supply voltage V dc are fixed, the only dependencies that need to be tracked with converter operation are the junction temperature T j and collector current I C , equal to the load current I L until the end of phase 1-3. Here, the values for α and a i were both 0.5. It is logical that they are similar or the same; indeed, the carrier density at the MOS end of the CSR is not zero in a planar IGBT, and to a large extent is determined by the intercell area ratio a i [32] , [33] .
This method may also be used as an additional means to check the value for h p and its temperature dependence exponent k if all other parameters are known. The temperature dependency of h p was also found to give the best fit with k = 0.5. This is much less than the value of 2.5 suggested for an abrupt junction by [34] and agrees with the assumption made in [35] . This deviation from the expression for an abrupt junction is to be expected, since a typical NPT IGBT typically has a shallow p emitter (anode) implanted into an n − substrate, known as a transparent emitter. This results in a significant variation in the emitter recombination; hence, the temperature dependency will be different from that of an abrupt junction. This suggests that further work is needed in this area to derive a formal temperature dependency for h p valid for emitters found in NPT and soft PT/FS devices.
The dV C E /dt in phase 3 also affects the rate of current fall dI C /dt in phase 4, by virtue of the necessity to reduce the current in the stray inductance. A higher dV C E /dt takes the voltage higher, while the current falls, speeding its fall. This further reduces the total turn-OFF time of the IGBT.
V. CONSEQUENCES OF DV/DT DEPENDENCY
A. Use of dV/dt for Temperature Estimation
As shown in Figs. 8 and 9 , the resulting increase in turn-OFF time Δt arising from the dV /dt change is approximately 50 ns for a temperature increase from 25 to 125
• C for the device studied. This is small relative to the switching period, typically in the range of 20 μs to 1 ms for IGBT converters. However, it may be detected by harmonic identification methods outlined in [21] , which shows that the dV /dt is indeed a useful method in sensing the IGBT temperature.
There is, of course, the option of measuring the dV /dt directly from the switching waveforms. Although the details are beyond scope of this paper, such a method would be feasible using a capacitor to sense the dV /dt. Since the load current during any switching cycle is known in a typical converter-often from a current sensor providing control of the current-the maximum dV /dt at turn-OFF is then the only measurement required to estimate the IGBT temperature. The lookup table would be easily implemented in the converter controller, whether it is a DSP or field-programmable gate array. Real-time cycle counting as in [10] could then form an estimate of the remaining lifetime of the converter, based on the actual device temperature history observed.
B. Role of dV/dt in Dynamic Avalanche
In high-voltage IGBTs, there is a greater chance than in lowvoltage IGBTs of dynamic avalanche during turn-OFF [36] , [37] . This occurs when the collector voltage V C E is rising toward the supply voltage V dc . At high voltages, the electric field at the drift region/p-well junction is sufficient to initiate avalanche, with the generated electrons flowing through the depletion layer from the p-well to the remaining CSR. There is negligible avalanche in the intercell region of the device. Indeed, the ability of the impact ionization to supply the shrinking CSR with sufficient electron current allows the MOS channel to turn OFF, with the gate voltage V GE falling below the threshold voltage V TH . This may also be seen from the point of view of the reduction in MOS channel current ΔI ch : if the hole current becomes too high, and hence, the electron current too low, then ΔI ch is large. With fewer electrons in the region of the channel, more holes flow through the p-well and high-field region instead, and thus, increase the rate of impact ionization. The removal of current from the MOS channel requires that all remaining current-both hole and electron-flows through the p-well. This phenomenon reduces dV C E /dt as V C E approaches the supply voltage due to the extra charge resulting from carriers generated by impact ionization.
The discussion in [37] notes that the onset of dynamic avalanche is not solely determined by the I−V switching locus passing through the reverse blocking safe operating area (RBSOA) curve, but also dependent on the gate resistance R G . However, it does not explain how the gate resistance affects the onset of avalanche. The relationships in (13) and (20) complete the analysis of dynamic avalanche. For high-voltage IGBTs with ratings above 4.5 kV, the resulting dV /dts are very large. In order to achieve these values of dV /dt, ΔI ch must be very large. This is especially the case, since for such IGBTs, the base doping N B is small, giving a large value for C O . This value of ΔI ch tends to reduce the MOS channel current to zero before V C E reaches the supply voltage and, since the voltage and thus, maximum electric field in the depletion layer are high, it forces the avalanche current to flow. Only by choosing a sufficiently high value of R G , thus increasing τ G , the dV /dt is reduced so that ΔI ch is smaller, and hence, the MOS channel does not turn OFF. It should be noted that some high-voltage IGBTs are capable of undergoing dynamic avalanche safely during turn-OFF [38] and smaller values of R G may be used as such to reduce the turn-OFF switching losses.
VI. CONCLUSION
A theoretical closed-form expression has been derived here for the IGBT collector voltage dV /dt during IGBT turn-OFF. It has been shown that the dV /dt is limited by both the gate circuit-including the gate resistance and gate-collector (Miller) capacitance-and the level of stored charge in the lightly doped base (drift) region. Consequently, the dV /dt is affected by temperature, the load current, and the collector voltage.
Experimental measurements have been taken, and the theoretical expression has been shown to follow the experimental observations closely at higher currents. The result is a complete understanding of the mechanism of this phase in the IGBT switching process, and the role of the temperature-dependent device parameters in determining the dV /dt at turn-OFF. Additionally, it has been shown that the dV /dt is critical in controlling the onset of dynamic avalanche in high-voltage IGBTs.
The consequence of the temperature dependency of the IGBT collector voltage dV /dt is its potential use as a means of detecting the junction temperature of the IGBT, which is beneficial in condition monitoring of power devices in converter applications.
APPENDIX I PREVIOUS WORK ON DV/DT
The process of charge extraction and rise in V C E is analyzed in [23] and [24] . Both give similar expressions for the dV /dt, dependent on the "instantaneous current" i, which forces the depletion layer expansion and rise in collector voltage. That in [23] is as follows:
p 0 is the excess carrier density in the ON-state at the anode p-n junction. N T is the effective doping level, taking account of the carrier flow through the depletion region. I C is the collector current, which is practically constant at the load current I L during phase 3 of turn-OFF. β p-n-p is the gain of the internal pn-p transistor in the IGBT, v sat is the carrier saturation velocity, A is the active device area, q is the electron charge, and ε is the permittivity of silicon. This may be simplified by assuming that L a W B , which results in the sinh terms being small
This then gives the same expression as in [24] 
This also agrees with the expressions in [22] and [39] for the dV /dt, which is expressed using variables defined here as follows:
where C bcj is the p-well depletion layer capacitance and V bc ≈ V C E is the p-well depletion layer voltage. In [40] , it is shown that a similar expression results from the model in [41] . Such expressions for the output capacitance of the IGBT result are also used in small-signal analysis of IGBT switching transients in [42] and [43] . In comparison, the displacement capacitance C dep is given by
where W d is the depletion layer width. A geometrical split between the collector-emitter capacitance C C E and the gatecollector (Miller) capacitance C GC is often applied to C dep [29] , [44] .
APPENDIX II EMITTER RECOMBINATION
A. Dependence of Stored Charge on Emitter Recombination
p 0 from (5) and (6) is found by solving for the carrier density gradient ∂p/∂x at the anode junction
This gives the following expression for p 0 :
where b = μ n /μ p is the ratio of the mobilities, approximately equal to 3 at room temperature. h p is the p-emitter recombination parameter, as defined for an abrupt junction in [34] and [45] as follows:
, and τ n (P ) are the electron (minority) diffusivity, diffusion length, and lifetime, respectively, in the p + emitter. N A − is the emitter doping level and W P is the p + emitter width. The parameter h p is, therefore, equivalent to the minority saturation current density I sne with
where n i is the intrinsic carrier concentration. h p has alternatively been related to the Gummel number G by G = 1/h p , although such a relationship should be used with care [46] . In [47] , the effect of varying the Gummel number, i.e., h p on the ON-state/switching loss tradeoff is studied.
B. Emitter Recombination Through a Buffer Layer
PT and FS devices have a relatively highly doped n-type buffer layer between the p + anode and n − drift region, which acts to stop the depletion layer from reaching the anode, while the voltage across it is still increasing. Typical doping densities of this layer are N H = 10 16 -10 17 cm −3 . Due to its high doping, the holes injected across it from the anode into the n-base region act as minority carriers. The buffer layer acts to reduce the injection efficiency of holes into the base region, and reduces the level of stored charge in the base region. Also, the flow of holes from the emitter into the buffer layer is governed by low-level injection due to the relatively high doping level of the buffer layer exceeding the hole (minority) concentration.
Classic analysis for high-gain, low-injection-level bipolar transistors may be used to determine the buffer layer behavior due its narrow width. Fig. 16 shows the buffer layer in detail. The hole concentration decreases from the p + emitter toward the n-drift region. Application of the continuity equation for holes, expressed as a charge control equation, is given as follows: (38) where Q H is the total hole charge, expressed as follows:
and τ pH is the minority (hole) lifetime in the buffer layer. The gradient of the hole concentration may be approximated as follows, giving the hole current at the n-drift region boundary I p1
where D pH is the hole diffusivity in the buffer layer. This linear approximation is valid, since the diffusion length L pH = D pH τ pH is much greater than the buffer layer width W H . It is also equivalent to the classic bipolar transistor charge equation in [48] , where the forward and reverse transit times τ F and τ R are equal to W H 2 /(2D pH )
The boundary carrier density p b1 is dependent on the electron recombination current at the anode [see (42) ]: note that this is low-level injection due to the high donor concentration N H . That at the drift region boundary p b2 is related to the ambipolar carrier density at the buffer layer/drift region boundary (p 0 ) by the high-level injection condition [see (43) ]
In the ON-state, the rate of change of charge dQ H /dt is zero. Substituting I C = I n 0 + I p0 and (39), (40) , (42), (43) into (38) gives an expression for the steady-state charge Q H
Elimination of Q H to get I p1 , the hole current into the drift region, in terms of the collector current I C and the ambipolar carrier density p 0 yields the following:
As the buffer layer width W H tends to zero, the expression reduces to the NPT case as expected 
The first term in (47) involving I C is the extra electron current consisting of electrons attracted to the relatively high n-type doping of the buffer layer. The second term is that expected from recombination into the anode under high-level injection conditions. Assuming that I n 1 is given by bI C /(b + 1), substitution of this into (47) results in an effective emitter recombination parameter h p(eff )
As the buffer layer width W H and doping N H increase, K increases, causing an increase in h p(eff ) , and reduced stored charge injection into the n-base, as expected.
C. Emitter Recombination Temperature Dependency
The temperature dependency of h p is not well determined. The general dependence may be expressed as follows, with the exponent k > 0 and T 0 typically equals 300 K
However, the value of k varies between references, with different values in the range 0.5-2.5 from [34] , [35] , [49] , [50] . It is suggested in [35] that the Gummel number G ∝ T 0.5 , i.e., h p ∝ T −0.5 , because the minority emitter recombination takes place mainly in the highly doped part of the emitter, where the lifetime, mobility, and emitter doping level are independent of temperature. There are further complicating factors too. For PT or FS IGBTs, the value of h p from the p + emitter is increased by the n-buffer, resulting in an overall h p(eff ) , which gives less charge injected into the n-base (see Appendix II-B). In addition, a diffused p + emitter (anode) will give a different expression for h p from that of the abrupt junction in (36) due to the values of N A − , and therefore, L n (P ) and D n (P ) , changing throughout the emitter width; the resulting temperature dependence for a diffused junction will be correspondingly complex. What is clear, though, is that in all cases, (50) results in decreasing h p with increasing temperature, and increased stored charge injection and an increase in C O .
APPENDIX III EFFECTIVE CARRIER DENSITY IN THE DEPLETION REGION
N T is the effective carrier density in the depletion region, consisting of the drift region doping level N B and the extra carriers arising from the electron and hole currents flowing through the depletion layer
where J p and J n are the hole and electron current densities, respectively. In (24), taken from [23] , the electron current contribution is omitted, which is incorrect, since J n flowing from the MOS channel, forms a significant part of the total current. However, the assumption in (51) that the particle currents in the depletion layer are at saturated velocity v sat is not entirely accurate. Since holes are less mobile than electrons, but have similar saturation velocities, the electric field required to cause velocity saturation for holes is greater than for electrons. For mediumand high-voltage IGBTs, ATLAS simulations show that the hole and electron velocities vary considerably within the depletion layer. Fig. 17 shows this for a 1.7 kV planar NPT IGBT. Using the following equation, as in [29] , may give a better estimation of N T :
